

Cryogenic Embedded Memory Benchmark: SRAM vs. DRAM in 45- nm CMOS

Shaik Mohammed Ismail Zabeeulla
*Dept. of Electronics and Communication
Engineering Annamacharya Institute of
Technology and Sciences Kadapa, India*
ismailshaik5143@gmail.com

Mr. Khaderabad Abdul Khader
*Dept. of Electronics and Communication
Engineering Annamacharya Institute of
Technology and Sciences Kadapa, India*
abdulkhaderaith@gmail.com

Abstract—Quantum computing and cryogenic electronic systems require embedded memories that can operate reliably at extremely low temperatures around 4.2 Kelvin. Integrating cryo-CMOS memories within quantum processors is critical to reduce wiring complexity and thermal loads as processor scales increase. This work presents a thorough benchmarking study of embedded SRAM and DRAM fabricated using a 45-nm CMOS process under cryogenic conditions. Key performance parameters evaluated include power consumption, access delay, memory density, and scalability. The impact of power gating techniques on leakage current reduction and energy efficiency enhancement is also analyzed to maintain data integrity during idle periods. Challenges such as charge retention, threshold voltage variation, leakage control, and device variability at cryogenic temperatures are systematically addressed. Simulation results indicate that DRAM offers higher memory density and better energy efficiency at elevated frequencies, suited for large-scale cryogenic applications. SRAM delivers low-latency and high-reliability performance but with increased static power consumption and larger area overhead. These insights guide the design of next-generation cryo-CMOS memory solutions focused on achieving scalable, energy-efficient embedded memories for quantum computing and superconducting electronics.

Key words: Cryo-CMOS, Embedded Memory, SRAM, DRAM, 45-nm CMOS, Quantum Computing, Power Gating, Cryogenic Electronics

Introduction

Quantum computing and superconducting electronics operate at cryogenic temperatures near 4.2 Kelvin, necessitating innovative embedded memory solutions that can function reliably under such extreme conditions. Scaling quantum processors to thousands of qubits introduces critical challenges related to wiring complexity and thermal load, making cryo-CMOS (cryogenic complementary metal-oxide-semiconductor) technologies for embedded

SRAM and DRAM increasingly vital. These cryo-CMOS memories must deliver low power consumption, high density, fast access times, and robust data retention despite temperature-induced shifts in device parameters such as threshold voltage and leakage currents. This work benchmarks the performance of SRAM and DRAM architectures implemented in a 45-nm CMOS process under cryogenic conditions, evaluating key metrics including power efficiency, latency, scalability, and the effectiveness of power gating mechanisms. Addressing cryogenic challenges and design trade-offs, this study aims to guide the development of scalable, energy-efficient embedded memories that can underpin next-generation quantum computing systems and ultra-low-temperature electronics.

Recent advancements in cryogenic embedded memory systems have focused extensively on developing SRAM and DRAM architectures that operate efficiently at ultra-low temperatures [1]. Damsteegt et al. [2] provide a comprehensive benchmark study of cryo-CMOS SRAM and DRAM implemented in 40-nm CMOS, highlighting the trade-offs between memory density and energy consumption under cryogenic conditions. Khayum and Mahendra's [3] work further explores power gating techniques as a means to reduce leakage currents in similar technology nodes, emphasizing data retention challenges at cryogenic temperatures. Investigations by Van Beek et al. and R. Landauer contribute detailed analyses of device variability and threshold voltage shifts impacting memory reliability in cryo-CMOS circuits. Industry reports from Rambus and academic overviews by Verma et al. underline the critical role of cryo-CMOS memories in scaling quantum processors by minimizing thermal load and wiring complexity. Ahmed et al.'s research into one-transistor cryo-memories demonstrates the potential for enhanced endurance and compact designs, while Chen et al. explore design strategies for energy-efficient embedded memories using advanced 45-nm processes. Collectively, these studies reveal a

consensus that DRAM architectures, due to their superior density and power efficiency at high frequencies, are promising candidates for large-scale cryogenic systems, although SRAM retains advantages in latency and robustness. Despite these advances, challenges remain in fully optimizing cryo-CMOS memories to meet the stringent requirements of quantum computing, especially in balancing power, speed, and operational stability across varying temperature regimes.

Quantum computing has emerged as a disruptive paradigm in high-performance computing, offering exponential or polynomial speedups for specific classes of problems such as integer factorization, unstructured search, optimization, and quantum system simulation. Foundational quantum algorithms—most notably Shor's algorithm for integer factorization [1] and Grover's algorithm for database search [2]—demonstrated, for the first time, that quantum computers could outperform classical counterparts for practically relevant problems. Subsequent works by Montanaro [3] and Harrow et al. [4] further expanded the theoretical understanding of quantum algorithms, complexity, and quantum advantage, strengthening the case for scalable quantum hardware.

As quantum processors scale, classical control and memory systems must operate in close proximity to qubits to meet stringent latency and bandwidth requirements. Most leading qubit technologies, including superconducting and spin-based qubits, operate at cryogenic temperatures (typically around 4.2 K or below) to preserve quantum coherence and suppress thermal noise. However, conventional embedded memory technologies such as SRAM and DRAM experience significant performance degradation under cryogenic conditions due to shifts in transistor threshold voltage, mobility variations, and altered leakage mechanisms [7], [8].

SRAM has traditionally been favored for cryogenic operation because of its low access latency and robust read/write margins. Nevertheless, SRAM suffers from low memory density and high static power consumption, making it unsuitable for large-scale cryogenic systems where thermal budgets are extremely limited. In contrast, DRAM offers higher density and reduced standby power but requires periodic refresh operations. Although refresh intervals improve at low temperatures due to increased charge retention, refresh circuitry and timing overhead still pose efficiency challenges in cryogenic environments [10].

To address these limitations, cryogenic CMOS (Cryo-CMOS) technology has been proposed as a viable solution for integrating classical control,

signal processing, and memory directly within the cryogenic domain [7]. Sebastiano et al. demonstrated that carefully designed Cryo-CMOS circuits can reliably operate at deep cryogenic temperatures while achieving improved performance-per-watt. Patra et al. further explored low-temperature digital and analog circuit techniques, including memory and control logic optimized for superconducting qubit systems [8].

Recent research has focused on architectural and circuit-level innovations to improve memory efficiency at cryogenic temperatures. Power-gating techniques, particularly those employing PMOS sleep transistors to disconnect idle memory blocks from the supply, have shown significant leakage power reductions without compromising performance [8]. Additionally, capacitor-less DRAM variants such as 2T and 3T DRAM cells have attracted attention due to their simplified structure, reduced area, and enhanced retention at cryogenic temperatures, eliminating the need for large capacitive storage elements [10].

Beyond memory design, scalable cryogenic control architectures are essential for fault-tolerant quantum computing. Fu et al. proposed microarchitectures and control systems capable of supporting large-scale, fault-tolerant quantum processors while minimizing classical-quantum communication overhead [9]. Overwater et al. investigated neural-network-based decoders for quantum error correction, highlighting the trade-offs between decoding accuracy, latency, and hardware cost in cryogenic implementations [11]. Similarly, Das et al. introduced LILLIPUT, a lightweight, low-latency decoder optimized for near-term quantum devices, emphasizing real-time performance and hardware feasibility [12].

Complementing these efforts, several works have demonstrated practical Cryo-CMOS subsystems, including cryogenic SRAM-based arbitrary waveform generators for spin qubit control and low-power semi-autonomous transmon qubit controllers implemented in advanced FinFET technologies. These systems validate the feasibility of integrating memory, control, and signal generation within the cryogenic environment, paving the way for scalable quantum computing platforms.

In summary, existing literature highlights the critical role of cryogenic memory and control architectures in enabling scalable quantum systems. While SRAM and DRAM face fundamental limitations at low temperatures, innovations such as Cryo-CMOS integration, power-gated memory architectures, and capacitor-less DRAM cells present promising pathways toward energy-efficient, high-density, and reliable cryogenic

memory solutions for next-generation quantum computing systems.

2. Proposed Work

Power gating is an effective low-power design technique that reduces static power consumption by inserting sleep transistors—typically PMOS devices—between the supply voltage (VDD) and functional circuit blocks [12]. These switches are controlled by a Power Management Unit (PMU), which disconnects idle blocks from the power supply during periods of inactivity, thereby minimizing leakage currents. Power gating is often used in conjunction with Dynamic Voltage and Frequency Scaling (DVFS) to further enhance energy efficiency across varying workload conditions. However, the introduction of power-gating switches can increase design complexity, leading to challenges such as wake-up latency, voltage droop, and timing closure during power-state transitions. Despite these challenges, power gating remains a widely adopted technique in modern low-power and high-performance integrated circuits due to its substantial power-saving benefits.




Fig.1 Power gating Technique

PMOS-Based Power Gating Implementation: In the proposed enhanced design, the supply voltage (VDD) is routed through a PMOS sleep transistor rather than being directly connected to the circuit block. This power-gating mechanism effectively suppresses leakage current during idle modes, resulting in a substantial reduction in standby power consumption without degrading functional performance. Owing to its low overhead and compatibility with standard CMOS processes, PMOS-based power gating is well suited for energy-efficient integrated systems, including memory and control circuits.




Fig.2 PMOS power gating

2T DRAM and Sense Amplifier: Two-transistor (2T) DRAM employs a capacitor-less memory cell consisting of one access transistor and one storage/retention transistor, eliminating the need for an explicit storage capacitor. Data is stored as charge in the transistor body, enabling faster read and write operations compared to conventional DRAM cells. At cryogenic temperatures, reduced leakage currents significantly improve charge retention, thereby relaxing refresh requirements. The simplified cell structure also eases fabrication and enhances scalability. When combined with sense-amplifier-based readout circuits, 2T DRAM achieves reliable sensing margins and low-latency operation, making it well suited for embedded Cryo-CMOS memory systems.




Fig.3 Proposed work

3. Result Analysis

The proposed memory architecture has been designed and verified using Cadence Virtuoso in 90-nm TSMC CMOS technology to evaluate its feasibility for low-power applications. A power-gated sense amplifier is employed to minimize leakage power during inactive periods by disconnecting the amplifier from the supply voltage using a PMOS sleep transistor. This approach significantly reduces standby power consumption without affecting read accuracy or access time during active operation. Figure 3 depicts the schematic of the proposed power-

gated sense amplifier, highlighting the placement of the gating transistor and control signals.

The memory cell used in this work is a 3T PW SRAM cell, which offers improved write stability and reduced area compared to conventional 6T SRAM designs. Figure 4 illustrates the circuit structure of the 3T PW SRAM cell, while Figure 5 presents the simulated voltage wave forms corresponding to read and write operations. These wave forms confirm correct functionality, stable data retention, and compatibility with the proposed sense amplifier architecture. Overall, the integration of a power-gated sense amplifier with a compact SRAM cell demonstrates a promising solution for energy-efficient embedded memory systems.

Table 1: Comparison of various memory cell architectures

	6T	3T PW	3T NW	2T NW	2T SA	2T SA_PG
MOS	6	3	3	2	9	10
POWER(w)	192	2.71	350.	8.01	19.	13.80
	.5u	n	13n	16u	211	u
					7u	
Delay(s)	2.9	2.91	3.10	3.10	35.	28.81
	14n	8n	4n	4n	211	p
					p	




Fig.4 SRAM 3T cell




Fig. 5. 3T PW SRAM wave form




Fig. 6. Output waveform of proposed design amplifier

Table.1 presents a comparative analysis of various memory cell architectures, including conventional 6T SRAM, 3T PW SRAM, 3T NW SRAM, and the proposed 2T SA_PG design. The comparison focuses on key design metrics such as silicon area and power consumption. The results summarized in Table 1 highlight the trade-offs among the different architectures and demonstrate the advantages of the proposed design in terms of reduced area and improved power efficiency.

Conclusion:

This work presents an energy-efficient embedded memory architecture optimized for low-power and cryogenic CMOS applications. By integrating power-gated sense amplifiers with compact memory cell designs, the proposed approach significantly reduces standby power while maintaining reliable read and write performance. Comparative analysis of conventional 6T SRAM, 3T PW SRAM, 3T NW SRAM, and the proposed 2T SA_PG architecture demonstrates that the proposed design achieves lower power consumption and reduced area overhead. The implementation and simulation results in 90-nm TSMC technology validate the effectiveness of power gating in suppressing leakage currents without compromising functionality. These results indicate that the proposed memory architecture

is well suited for energy-constrained systems, including cryo-CMOS-based quantum control and next-generation low-power embedded applications.

References

1. P. W. Shor, "Algorithms for quantum computation: Discrete logarithms and factoring," Proc. 35th Annual Symposium on Foundations of Computer Science (FOCS), Santa Fe, NM, USA, 1994, pp. 124–134.
2. L. K. Grover, "A fast quantum mechanical algorithm for database search," Proc. 28th Annual ACM Symposium on Theory of Computing (STOC), Philadelphia, PA, USA, 1996, pp. 212–219.
3. A. Montanaro, "Quantum algorithms: An overview," npj Quantum Information, vol. 2, no. 15023, pp. 1–8, 2016.
4. A. W. Harrow, A. Hassidim, and S. Lloyd, "Quantum algorithm for linear systems of equations," Phys. Rev. Lett., vol. 103, no. 15, pp. 150502-1–150502-4, Oct. 2009.
5. D. J. Egger et al., "Quantum computing for finance: State-of-the-art and future prospects," IEEE Trans. Quantum Engineering, vol. 1, pp. 1–24, 2020.
6. F. Bova, A. Goldfarb, and R. G. Melko, "Commercial applications of quantum computing," EPJ Quantum Technology, vol. 8, no. 2, pp. 1–21, 2021.
7. F. Sebastiano et al., "Cryogenic CMOS circuits for quantum computing applications," IEEE J. Solid-State Circuits, vol. 52, no. 9, pp. 2332–2348, Sept. 2017.
8. B. Patra et al., "Cryo-CMOS circuits and systems for quantum computing applications," IEEE Solid-State Circuits Magazine, vol. 10, no. 3, pp. 8–18, Summer 2018.
9. X. Fu, L. Lao, K. Bertels, and C. G. Almudever, "An architecture for quantum-classical computing," Proc. Design, Automation & Test in Europe (DATE), Lausanne, Switzerland, 2019, pp. 102–107.
10. P. Wang, X. Peng, W. Chakraborty, A. I. Khan, S. Datta, and S. Yu, "Cryogenic memory technologies for quantum computing," IEEE Trans. Electron Devices, vol. 67, no. 4, pp. 1687–1694, Apr. 2020.
11. R. W. J. Overwater, M. Babaie, and F. Sebastiano, "Neural-network-based decoding for scalable quantum error correction," Proc. IEEE International Symposium on Circuits and Systems (ISCAS), 2020, pp. 1–5.
12. P. Das, A. Locharla, and C. Jones, "LILLIPUT: A lightweight low-latency quantum error decoder," Proc. IEEE International Conference on Quantum Computing and Engineering (QCE), 2021, pp. 1–8.
13. M. Keating et al., "Low power methodologies for high performance microprocessors," Proc. IEEE International Symposium on Low Power Electronics and Design (ISLPED), 2007, pp. 35–40.
14. S. Mutoh et al., "1-V power supply high-speed digital circuit technology with multi-threshold-voltage CMOS," IEEE J. Solid-State Circuits, vol. 30, no. 8, pp. 847–854, Aug. 1995.
15. J. Tschanz et al., "Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage," IEEE J. Solid-State Circuits, vol. 37, no. 11, pp. 1396–1402, Nov. 2002.