ISSN No:2250-3676 ----- Crossref DOI Prefix: 10.64771
   Email: ijesatj@gmail.com,   

Scholarly Peer Reviewed and Fully Referred Open Access Multidisciplinary Monthly Research Journal


    Implementation Of An XOR Based 16-bit Carry Select Adder For Area, Delay And Power Minimization

    K CHANDU,T .G .Tejaswini,Y. L. Ajay Kumar

    Author

    ID: 1950

    DOI:

    Abstract :

    In Different Types Of Processors And Other Digital Circuits Adders Are Most Widely Used. Low Power And Area Efficient High-speed Circuits Are Most Substantial Area In The Research Of VLSI Design. The Carry Select Adder Is One Of The Fast Adders Which Has Less Area And Reduced Power Consumption. In This Paper, A 16-bit Carry Select Adder Has Been Presented Using Modified XOR Based Full Adder To Reduce Circuit Complexity, Area And Delay. The Modified Full Adder Design Requires Only Two XOR Gates And One Multiplexer. The Modified 16-bit Carry Select Adder Gives Better Result Than Conventional Carry Select Adder With Respect To Area, Power Consumption And Delay. Keywords − Low Power, Area Efficient, XOR Based Adder, Carry Select Adder

    Published:

    03-01-2026

    Issue:

    Vol. 26 No. 01 (2026)


    Page Nos:

    36-39


    Section:

    Articles

    License:

    This work is licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License.

    How to Cite

    K CHANDU,T .G .Tejaswini,Y. L. Ajay Kumar, Implementation of an XOR Based 16-bit Carry Select Adder for Area, Delay and Power Minimization , 2026, International Journal of Engineering Sciences and Advanced Technology, 26(01), Page 36-39, ISSN No: 2250-3676.

    DOI: