Abstract :

In The Modern Era Of Digital Communication, Reliable And Efficient Data Transmission Is Critical Across Networking Systems. However, Data Loss During Transmission Remains A Significant Challenge, Particularly In High-speed Router Architectures. This Paper Presents The Design And Implementation Of A FIFO-based Router Architecture Aimed At Avoiding Data Losses During Transmission By Integrating First-In-First-Out (FIFO) Buffering With Finite State Machine (FSM) Control Logic. The FIFO Buffer Temporarily Stores Incoming Data Packets And Forwards Them In The Exact Order Of Arrival, Thus Minimizing Overflow, Underflow, And Packet Corruption. The FSM Controller Efficiently Manages The Read And Write Operations To Ensure Seamless Data Flow And Prevent Collisions Or Data Loss. The Proposed Design Is Developed And Tested Using Verilog HDL On The Xilinx Vivado Platform, With Synthesis And FPGA Implementation Validating Its Hardware Feasibility. Simulation And Timing Analysis Demonstrate That The FIFO Router Effectively Handles Burst Traffic Conditions, Provides Stable Data Transmission, And Achieves Optimized Resource Utilization. This Approach Offers Significant Advantages For Network-on-chip (NoC) Architectures, IoT Devices, And Real-time Embedded Systems That Require Error-free, High-speed Communication. Future Extensions May Include Multi-port Routing, Priority Scheduling, And Integration With Advanced Protocols To Further Enhance Robustness And Performance. Keywords — FIFO Router, Data Loss Prevention, Finite State Machine (FSM), Hardware Description Language (HDL), Verilog, FPGA Implementation, Network-on-chip (NoC), Highspeed Data Transmission, Buffer Overflow Control, Packet Loss Reduction.

Published:

27-9-2025

Issue:

Vol. 25 No. 9 (2025)

Page Nos:

700-707

Section:

Articles

License:

This work is licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License.

How to Cite